Abstract-The Z-source converter (ZSC) is an alternative power conversion topology that can both buck and boost the input voltage using passive components with improved reliability. Dynamic modeling of the ZSC from different perspectives has been studied. So far, based on these models, the dc-link voltage is controlled using direct measurement, or through measurement of the capacitor voltage. In this 
I. INTRODUCTION
T HE Z-SOURCE converter (ZSC) is an alternative power conversion topology that can both buck and boost the input voltage using passive components with improved reliability [1] . A simplified equivalent model of the ZSC is shown in Fig. 1 . Dynamic modeling of ZSC from different perspectives including various loading and filtering conditions are given in [2] - [5] . So far, based on these models, the dc-link voltage (v dc ) is controlled using direct measurement [6] , or through measurement of the capacitor voltage (v C ) [7] , [8] .
This paper presents the closed-loop control of the dclink voltage using both voltage mode (VM) and currentprogrammed mode (CPM). Both control modes are designed based on a proposed control strategy that uses estimation of v dc by using the measurements of the input voltage (v g ) and v C . Both controllers gave improved dynamic response compared to the open-loop dynamics of the ZSC. In addition, it is observed and verified that the VM control gives better performance than the CPM in case of the input disturbance rejection.
II. DYNAMICS AND CONTROL OF ZSC
Operation of the ZSC can be shown using Fig. 2 . There are two possible switching states depending on the positions of S 1 and S 2 . It was shown in [2] that if
The shoot-through state occurs when S 2 is ON and S 1 is OFF, as shown in Fig. 2(a) . The voltage relations are
The active state occurs when S 1 is ON and S 2 is OFF, as shown in Fig. 2(b) . In this case, the Z-source network is connected to the load. The voltage relations are
where v dcn is defined as the nonzero portion of v dc . A detailed state-space averaged model of the ZSC is given in [2] . Based on this model, a small-signal expression can be derived for v dcn . Using (2) and (4), the expression for the average voltage v dc (t) over the switching period can be written as
where d(t) is the duty cycle of the switch S 2 . Equation (5) can also be written using of
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wherev dc is the perturbation in the averaged dc-link voltage, v dcn is the perturbation in the nonzero portion of the dc-link voltage, and V dcn is the steady-state value of the nonzero dclink voltage. Using (4), (7) can be written aŝ
wherev C andv g are the small-signal perturbations and V C and V g are the steady-state values of the capacitor voltage and the input voltage, respectively. The same expression can be obtained from the small-signal circuit given in [2] when the voltage drop across S 1 is neglected. As shown in Fig. 3 , the perturbation in v dc has two components, namely, the perturbation in v dcn and perturbation in the shoot-through duty cycle (d). The aim of this paper is to control average value of the voltage v dc (t) by the magnitude of its peak voltage v dcn (t).
The perturbation in the dc-link peak voltagev dcn can be written asv
Equation (9) can be used as the dynamics associated with the nonzero portion of the dc-link voltage. The dynamics associated with v C can be written as the linear combination of the where G vd is the control-to-capacitor voltage and G vg is the input-to-capacitor voltage transfer functions [2] . The smallsignal expression for v dcn can be obtained by inserting (10) into (9)
where
Equation (11) can be verified by comparing the small signal and switching circuit waveforms of the ZSC. The circuit that represents the small-signal model given in [2] and the switching circuit shown in Fig. 1 were both simulated using the parameters given in Table I .
Figs. 4 and 5 show the response of the dc-link voltage (v dc ) and the nonzero portion of the dc-link voltage (v dcn ) signals to step changes in the shoot-through duty ratio (d) and the input voltage (v g ), respectively. Analysis of the response in both figures shows that the waveforms of v dc measured from the switching circuit and v dcn measured from the averaged circuit have the same dynamic behavior.
Equation (12) shows the control (G vnd ) and input (G vng ) transfer functions of the nonzero dc-link voltage (v dcn ) in terms of the control-to-capacitor voltage (G vd ) and input-to-capacitor voltage (G vg ) transfer functions. It can be clearly seen from (12) that G vnd and G vd have a linear relationship (G vnd (s) = 2G vd (s)) implying that they have the same dynamic behavior except their magnitudes are different. This can be observed by comparing Fig. 4 (b) and (d) where both waveforms contain a damped oscillation at the time of the step change in the duty cycle. It can be clearly seen from the two waveforms that the damped oscillation seen in the capacitor voltage waveform have the same characteristics with the damped oscillation seen in the dc-link voltage except the magnitude of the oscillation is halved in the former case. Similarly, Fig. 5(b) and (d) shows the effect of an input voltage step change in the dc-link voltage and the capacitor voltage, respectively. Here, an initial dip is observed in the dc-link voltage waveform at the time of the step change, whose amount is the same with the amount of the step change. This initial dip is followed by a damped oscillation whose amplitude is two times the amount of the damped oscillation in the capacitor voltage in Fig. 5(d) . This is clearly seen in G vng (s) = 2G vg − 1. 
III. VOLTAGE AND CURRENT MODE CONTROLS OF ZSC
The small-signal expression given in (11) can be used to design compensators for both VM and CPM control methods. Fig. 6(a) and (b) shows the control block diagrams for VM control and CPM control, respectively.
In VM control, nonzero portion of the dc-link voltage is estimated using (4) and compared to the reference voltage (v ref ). The error is compensated using G c (s). The control-tocapacitor voltage (G vd (s)) and the input-to-capacitor voltage (G vg (s)) transfer functions are derived using the small-signal equations given in (13) [2] .
In CPM [ Fig. 6(b) ], the reference current (i ref ), produced by the outer loop, is compared to i L , and the error is compensated through G ci (s) In this case, the outer voltage loop is compensated using G cv (s)
The CPM model is derived using (13). The control assumes that the inductor current follows the current command perfectly [10] . Therefore,î L =î ref , where i ref is the current command produced by the outer voltage loop [ Fig. 6(b) ]. Using this relation in (13) gives the control rule for the perturbation in the shoot-through duty cycle (d) aŝ
Plugging (14) into the small-signal capacitor voltage (v c ) and load current (î l ) expressions in (13), we get the CPM 
and G vg and G vd are described by (17) and (18), shown at the bottom of the next page.
IV. COMPENSATOR DESIGN
Based on the small-signal expressions of the ZSC given in (11) and (15), both VM and CPM compensator blocks (G c , G ci and G cv ) in Fig. 6 are designed using the design specifications in Table I .
For VM control, a PID compensator is used in which both compensator zeros are placed on the resonant poles of the ZSC as shown in Fig 8(a) . The high-frequency compensator pole is placed at ten times the selected crossover frequency to obtain a wide bandwidth. In this design, a phase margin of 44.3
• is obtained with a 1-kHz crossover frequency.
In CPM, since the order of the system reduces by one, it is possible to achieve a similar dynamic performance with a PI controller for G cv without including any compensator lead networks [10] . For G ci of inner loop, a P controller is employed to make sure that the inner loop is much faster than that of the outer loop to prevent any clashes between the two loops. Fig. 8(b) shows the compensated magnitude and phase plots of the CPM-controlled ZSC. A phase margin of 71.7
V. SIMULATION AND EXPERIMENTAL RESULTS
In order to verify the proposed control strategy of the nonzero dc-link voltage, simulations are carried out using MATLAB-SIMULINK software. The same circuit parameters are used as in Table I . The performances of the designed VM and CPM controls are tested by applying input and line disturbances to the compensated ZSCs. In addition, both VM-and CPM-controlled ZSCs are built for experimental verification using the same parameters as the simulations.
Figs 9-12 show the simulation and experimental results for input and load disturbance rejection waveforms for both VMand CPM-controlled ZSCs. Fig. 9 shows simulation (top) and experimental (bottom) results when the ZSC is subjected to a 20% increase in the input voltage. An overshoot of 10% is observed. This overshoot is because of the right half-plane zero in G vd [3] , which makes it difficult to get enough phase margin for a response without any overshoot. Fig. 11 shows a better input disturbance rejection for CPM. In CPM, since the order of the system is reduced by one, it is easier to get a higher phase margin than in the VM control case (Fig. 8) . Input voltage disturbances for both VM-and CPM-controlled ZSCs are implemented with a singlepole double-throw mechanical switch which connects two dc supplies in series. An input capacitor is employed to ensure the continuity of the input voltage change from 20 to 24 V.
Figs. 10 and 12 show the load disturbance rejection case for VM and CPM controls when the i l is increased by 70% of its nominal value. In this case, both control methods show similar dynamic behavior with very good transient response. Similar to the implementation of the input disturbance, a mechanical switch is employed to change the load resistance.
Together with the design specifications in Table I , additional design parameters in Table II are taken into consideration in both simulation and experimental verifications of the VM-and CPM-controlled ZSCs. TL594 is used for VM control and UC2844N is used for CPM control as pulsewidth modulation chips. For S1, 40CPQ080 low forward-voltage-drop Schottky rectifier is used, and for S2, IRF 2807 ultralow on-resistance HEXFET Power MOFFET is used. LEM LA-55P is used as the current sensor in CPM control.
VI. CONCLUSION
A method has been proposed for controlling the dc-link voltage. Instead of direct measurement, this method estimates the nonzero portion of the dc-link voltage by using the measurements of the capacitor voltage and the input voltage. The control method is verified through the comparison of the switching and averaged circuit waveforms. Transfer functions of the ZSC operated in CPM are derived and a small-signal circuit is established.
Compensators are designed for closed-loop operation based on the transfer functions of ZSC in both VM and CPM. In CPM, the order of the system is reduced by one. This allows a higher phase margin with a simpler compensator compared to the VMcontrolled case.
Both simulations and experiments are carried out for ZSCs in VM and CPM operation. Performance of the designed compensators are tested by applying input and load disturbances. Simulations and experiments showed similar results.
